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Abstruct- We analyze and demonstrate a synchronized 
CMOS photoreceiver for the conversion of optical inputs of 
pulse-light to electronic digital signals. Small-signal and 
photonic analysis of the proposed circuit are detailed. The 
photoreceiver was operated at 100 MHz with only 13.3 fJ/pulse 
of 830-nm input light. Its effective area is 100 x 60 pm2 which 
makes this monolithic photoreceiver extremely important for 
use in data storage and optical interconnection applications. 
I. INTRODUCTION 
It is reported in [ l ]  that by 2001, the integration density for 
silicon CMOS field-effect transistor logic is expected to be 
up to 13 million transistors and the projected on-chip clock 
rate to be 600 MHz. The enormous bandwidth that will be 
available for computation and switching on a silicon IC will 
create an increasing demand for high-bandwidth input and 
output (YO) to a VLSI circuit. The optical interconnection 
should overcome this need of I/O. This will encourage the 
development of high-density, high-speed CMOS 
photoreceivers for the evolution of optoelectronic very-large- 
scale integrated circuits (OE-VLSI). 
In this paper we report about a monolithic photoreceiver, 
in full CMOS technology, for conversion of optical pulses to 
electronic digital signals. 
11. OPERATIONAL PRINCIPLE AND ANALYSIS 
1l.a. Photoreceiver circuit 
The schematic of the synchronized photoreceiver [2] is 
shown in Fig. 1. The load capacitance CL is the capacitance 
of the external pad and package. It is estimated at 5 pF. The 
post-amplifier of M1-M7 is therefore buffered by two levels 
of complementary CMOS inverters. The input capacitance of 
the buffer stage is typically between 50 fF and 100 fF. The 
local p-n junctions available in CMOS technology are 
exploited to build vertical p-n-p BJT transistors [2]. 
Since the base of 4 2  is exposed to the light, photo- 
Darlington * current I D  is induced and given by 
I ,  =(p+l> I,,,, where p is the BJT current-gain. This 
current I D  IS reflected back from the photoDarlington and it 
is mirrored and amplified by M2 in lump. The current I , ,  
will be compared with a reference bias current by M3-M7 [37. 
This results in a return-to-zero (RZ) format. The gate of M7 
is connected to the diode-connected M6 to replicate lam by 
M7 in I,. A reference current is established by M f a n d  
M5, and it is mirrored by M4 to establish the threshold 
current I t h  and the bias voltage Vb,,,. 
The output current is defined as the difference of the two 
drain currents I ,  and I rh .  The current-mirror comparator 
provides the two fogical output voltages V,,, : a logical high 
output voltage for I ,  less than I rh ,  and a logical low 
output voltage for I ,  higher than [I. So the stable state 
of Vpad is at 5-V, the injection of pulse of light changes the 
state of Vpad to a digital pulse of 0-V. 
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Fig. 1. The proposed CMOs synchronized photoreceiver 
circuit. 
In this 0.7-pm 5-V n-well CMOS technology, p = 22.5 
and the generated photocurrent is rearranged to be reflected in 
this design by I ,  = 177509 I p h .  
During measurement, the light pulse delay should take a 
few ns from the corresponding half-cycle, when clock is at its 
low state, in case to leave the maximum of time to the 
photocamer diffusion current generated in the n-well/substrate 
photodiode. 
The proposed photoreceiver has two new features in  its 
clocked photoDarlington configuration. The first feature is 
that Q1 and 4 2  are controlled by M8 and M9 rather than a 
classic Darlington structure. This clocked photoDarlington 
synchronizes the photoreceiver circuit. The second is the 
pull-up of the base voltage of the phototransistor Q2 junction 
to auto-reverse its base-collector when the clock is high, 
instead of the conventionally used phototransistor in [4]. 
The auto-reverse voltage modulates the n-well/substrate 
depletion layer [2, 51 and removes the excess charge at the 
base of Q2 during the first half-cycle, to just reduce the 
diffusion delay of the generated photocarriers to reach the 
junction. 
1I.b. Small-signal analysis 
The small signal behavior of the post-amplifier MI-M7 of 
Fig. 1 is very important to compare the performance of the 
post-amplifier MI-M7 in the two following cases: (1) when 
it  is loaded by an ideal current source; and (2) when it is  
loaded by the preamplifier Q1 and Q2. 
The small-signal transconductances of Ml-M7, and their 
output conductances are noted gmi and gdsi, respectively, 
with i =  1 ,... 7 .  Cg.T, Cgd, and cbd are, respectively, the 
gate-to-source, -to-drain and substrate-to-drain device 
capacitances. gm(Qf),  g and g, Qi are, respectively, 
the small-signal transconauctances, inbut) conductances and 
output conductances, and are indexed by their appropriate 
bipolar transistors Q1 and 42 .  
The use of a symbolic small-signal simulator like ISAAC 
[6] yields a quite complicated open-loop transfer function 
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Table 1. The equivalent expression of the simplified 
parameters of Fig. 2(b) as a function of the device 
transconductances g m  and conductances gds of M 1 -M7, and 
the capacitance coupling gate-to-source Cg.,, gate-to-drain 
Cgd, and bulk-to-drain Chd of the output stage M4 and M7. 
Table 11. Analytical expression of the transfer function 
characteristics of Fig. 2(b) as a function of g m  , gds of M 1 -M7 
and cgs, Cgd, and Cbd of the output stage M4 and M7. 
%(s) = V&,,/lin, with a second-order numerator and a third- 
order denominator which are too lengthy to be usefully 
reproduced here. However the complete numerical small- 
signal analysis and curves generated by ISAAC give a good 
insight. 
11. b. 1, Ideal analysis 
To achieve analytical relationships between the pole-zeros 
and the small-signal device parameters: the post-amplifier 
M l - M 7  is presented by a simplified circuit and its small- 
signal model [7] circuit is shown in Fig. 2. Furthermore, 
some simplifications introduced in the generated expressions 
overcome the complexity of the full small-signal equations. 
The relationship between the parameters shown in Fig. 2(b) 
and the parameters of the circuit is reveled in table I. 
The transimpedance gain %(s) can be expressed as follows 
where so, 21, A ,  and B are given in table I1 as functions 
of the small-signal device parameters. 
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Fig. 2. (a): simplified post-amplifier circuit for small signal 
analysis. (b): simplified small signal model of the post- 
amplifier. 
The open-loop transfer function %(s) allows an easy 
expressions of the zero z1 and the two poles pl and p2 of 
the post-amplifier in these following expressions 
c g s 7  <d7 +(c; + c g d T c g d 4  ;Cbd7 +Cbd4  + C L )  
The zero 21 occurs in the right half-plane due to the feed- 
forward path through C&7. The pole p1 is more dominant 
than p2 as they are expressed as the typical ratio of gd,/C 
and g m / C ,  respectively, and gm is always larger than of 
gds.  The numerical analysis of the comparator in 0.7-pm 5- 
V n-well CMOS technology is done by I S A A C  and is 
depicted in Fig. 3. 
The transimpedance gain at low frequency 320 is about 162 
dBG. The first pole of the post-amplifier with a capacitive 
load CL = 1 pF is located at 1 KHz, the second pole is 
located at 2 MHz. The phase of the o p e n - l o o p  
transimpedance gain of the post-amplifier amounts to 42" at 
the cut off frequency of 100 MHz. 
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Fig. 3. ISAAC simulated phase and gain of the post-amplifier 
leaded by the discussed two cases: an ideal current source that is 
presented by the square marks; and (QI, Q2) Darlington that is 
presented by the circle marks. 
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11. b.2. Entire analysis 
The post-amplifier M1-M7 is loaded by a p-n-p Common- 
Collector-Common-Collector cascade (Ql, 4 2 )  Darlington 
configuration by replacing y,, and Ii,, by VD and ID, 
respectively. Since the characteristics of the circuit change 
due to the input impedance of the post-amplifier is now the 
equivalent output impedance of the (Ql,  42 )  Darlington. 
This output impedance can be approximated by Yg, 
which is in parallel with l/gml,. The approximation is done 
by assuming that the small-signal output resistance of the 
common collector configuration goes to infinity and then 
g,(Ql) and g,(Q2) are kept to zero [8]. 
The output stage M4 and M7 is driven from a lower 
equivalent resistance at the gate of M7 but does not have any 
effect on the performance of the circuit. Hence M7 is driven 
from the low resistance source of about l/gm6. 
Consequently, there is no change in the location of the pole- 
zeros of the circuit. The voltage gain of (Ql, Q2) is close to 
unity by the low load impedance, l/gml. Hence the post- 
amplifier is driven by the emitter current of Q1 which is 
( p  + 1) I b 2 ,  where Ib2 is the input base current of 42 .  
The ratio Io /I i , ,  expressed in table I, becomes the ratio of 
Io by 1b2 and is expressed by 
Consequently, '320 raises and is given by 
gm(Q1) gm2 gm7 (6) 
'320 G 
gn(Q1) gn(Q2) gm6 (gds4 +gds7) 
The numerical analysis of the comparator loaded by the 
(Ql ,  Q2) Dar l ing ton  in 0.7-pm 5-V n-well CMOS 
technology is also done by ISAAC and depicted in Fig. 3. 
The transimpedance gain at low frequency is increased up to 
178 dBQ. The locations of p1 and p2 are kept without 
change. At 100 MHz, the phase of the o p e n - l o o p  
transimpedance gain of this circuit amounts to 129" with gain 
of 51 dB as shown in Fig. 3. Thus the performance of the 
proposed post-amplifier is not degraded when it is loaded by 
the (Q 1 ,42 )  Darlington. 
Since the gates of M8 and M9 are connected to an external 
large signal clock, the addition of these transistors to the 
previous circuit does not make any significant change as M8 
and M9 contribute solely with their drain-source impedances 
rdss and rds9, respectively, These are seen in parallel with 
smaller rn and F(Q21 of Q1 and Q2, respectively. 
Hence, the &mall-signa ana ysis performed earlier of the post- 
amplifier loaded by (Ql, Q2) Darlington does not change by 
adding M8 and M9 to the circuit. This is confirmed by 
ISAAC. 
1l.c. Noise switching circuit effects 
As demonstrated in the previous description, a switching 
circuit (MS, M9) is needed to connect vB2 to a reverse 
voltage for refreshing after injection phase. It increases the 
maximum operation frequency significantly. This electrical 
switching circuit however causes electrical noise and large 
parasitic capacitance effects. The electrical noise degrades the 
photoreceiver performances in sensitivity and operating 
frequency. 
Since there is no gain in the refresh circuit (M8, M9), 
thermal noise will play a very important role in the stability 
of the base signals. When a clock is applied to the base- 
collector capacitors cbc l  and cbc2 of Q1 and Q 2 ,  
respectively, they are seen in parallel. Their top plates are 
charged to the base voltage and their bottom plates are 
connected to the collector voltage. These capacitances 
introduce a K TIC thermal noise which limits the bandwidth 
of the circuit. 
The sampled switched-gate n o i s e  contributes 4- z 64.4 pV rms at room temperature and a noise 
density of 6.44 nV/& for a bandwidth above 100 MHz, 
where C// is the equivalent capacitance of the parallel 
connection of cbcl  and cbc2. 
As a consequence to the noise discussed above and the 
clock feedthrough in [2], a switched-current circuit [9] seems 
to be a good candidate for the reduction of the switching noise 
and will replace M1 in the next version of this photoreceiver 
circuit in the future. 
III. EXPERIMENTAL RESULTS 
The circuit proposed in Fig. 1 was designed and fabricated 
in a 0.7-pm 5-V n-well CMOS technology. Fig. 4 shows 
the photograph of the synchronized photoreceiver under test. 
Measurement with well area  AB^ of 60 x 60 pm2 and under 
a dark laboratory environment result in a dark-current of about 
154 PA, using an hp-4145B semiconductor parameter 
analyzer. 
The photoreceiver occupies an effective area of only 
100 x 60 pm2 (the output buffer and pads are not included). 
During the experiments, vbjas is held at 0-V, the c lock  
swings from 0 to 5-V, and the light input was given as 5-11s 
pulses of 830-nm laser diodes. 
Fig. 4. Photograph of the dynamic photoreceiver under test. 
The white spot in the bottom of the figure defines the injected 
input light into the enlarged base area  AB^ =60x60pm2 of 
42. 
The photoreceiver's dynamic range of optical power is as 
wide as 40 dB at a bit-rate of 100 Kb/s. The minimum 
detectable external optical energy level was 135 aJ (-45.7 
dBm/beam) at this frequency, as shown in Fig. 5. W e  
assume a detector responsivity of 0.5 A/W by considering 
that 25 % of the given 830-nm laser is reflected [lo], which 
means that only 423 electrons generated in the diode n-well- 
substrate of 4 2  are required for changing the output state. 
This corresponds to Iph  = 13.6 nA minimum photocurrent 
generated and IreP = 1.696 mA reflected current. The fall 
time of the generated signal Vamp is At = 0.56 ns which is 
derived from i = C(dV/dt) calculations. 
The photoreceiver performances in  input-light dynamic 
range and maximum operating frequency are measured and 
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IV. CONCLUSION 
We have established a strategy for the conception of an 
original monolithic CMOS photoreceiver. This strategy is 
based on the use of the inexpensive CMOS technology for 
sensing and digitizing optical input pulses. The CMOS 
photoreceiver is refreshed after each injection of light to avoid 
the accumulation of the deeply generated photoelectrons in 
the substrate. Our photoreceiver is designed in standard 0.7- 
pm 5-V n-well CMOS technology with an effective area of 
100 x 60 pm2. The maximum frequency achieved for the 
demonstrated photoreceiver is 100 MHz with only 13.3 
fJ/pulse external light energy of 830-nm wavelength. 
The detailed conception of CMOS photoreceiver should 
play a significant role in the evolution of the state-of-the-art 
monolithic lightwave receiver, because the realization of a 
high-speed photoreceiver in CMOS technology offers the 
possibility to incorporate the sensor and the processing 
circuitry in a single IC. 
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Fig. 5. Measured dynamic range of the photoreceiver with the 
injection of 830-nm laser diodes. 
plotted in Fig. 5 and Fig. 6, respectively, using a package of 
a large cavity and 40-pins. 
The decrease in dynamic range at high frequencies is due to 
the accumulation of the photoelectrons in the substrate, 
which escape the refreshing phase when the clock is high [2] :  
the large absorption length of about L, = 10 pm [ 1 11 for the 
given wavelength of 830-nm input laser and the total depth of 
the affected silicon by light LD = 4.6Ln [5]  result in a 
considerable sweep-out time. So the use of 460-nm blue 
laser diodes [ 12, 131 should reduce the penetration depth by 
one order of magnitude and decrease the photocarrier density 
in the substrate [14]. Thus the dynamic range should be held 
at about 40 dB as it is the case at low frequencies. 
High operating frequency was measured for this first 
version of CMOS photoreceiver at 100 MHz. The optical 
input was given, repetitively, to the base of 4 2  in the order 
‘00010101 11 11’. ‘0’ means that no light was injected during 
the appropriate half clock period, and ‘1’ means that an 
optical input pulse of light was injected during the 
appropriate half clock period. The output VpUd in its R Z 
format is shown in Fig. 6.  An optical input of 1-ns pulses, 
830-nm laser diode is used. These short laser pulses are able 
to generate photocurrent pulses of 5-11s [ 2 ] .  Hence the 
photoreceiver is improved in a higher operating frequency. 
We measured 13.3 fJ external pulse energy at 100 MHz, or 
-18.8 dBm/beam external power. The output pattern shown 
in Fig. 6 matches perfectly the repetitive string of the optical 
input pulses described previously. 
0 40 80 120 160 200 240 280 
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Fig. 6. Improvement of 100 MHz maximum frequency of the 
photoreceiver by injecting 1-ns pulses of 830-nm laser diodes. 
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